16-Bit, 500 kSPS PulSAR Dual, 2-Channel, Simultaneous Sampling ADC

Data Sheet **AD7654**

FEATURES

- Dual, 16-bit, 2-channel simultaneous sampling ADC
- 16-bit resolution with no missing codes
- Throughput:
  - 500 kSPS (normal mode)
  - 444 kSPS (impulse mode)
- INL: ±3.5 LSB max (±0.0053% of full scale)
- SNR: 89 dB typ at 100 kHz
- THD: −100 dB at +100 kHz
- Analog input voltage range: 0 V to 5 V
- No pipeline delay
- Parallel and serial 5 V/3 V interface
- SPI®/QSPI™/MICROWIRE™/DSP compatible
- Single 5 V supply operation
- Power dissipation:
  - 120 mW typical
  - 2.6 mW at 10 kSPS
- Packages:
  - 48-lead low profile quad flat package (LQFP)
  - 48-lead lead frame chip scale package (LFCSP)
- Low cost

APPLICATIONS

- AC motor control
- 3-phase power control
- 4-channel data acquisition
- Uninterrupted power supplies
- Communications

GENERAL DESCRIPTION

The AD7654 is a low cost, simultaneous sampling, dual-channel, 16-bit, charge redistribution SAR, analog-to-digital converter that operates from a single 5 V power supply. It contains two low noise, wide bandwidth, track-and-hold amplifiers that allow simultaneous sampling, a high speed 16-bit sampling ADC, an internal conversion clock, error correction circuits, and both serial and parallel system interface ports. Each track-and-hold has a multiplexer in front to provide a 4-channel input ADC. The A0 multiplexer control input allows the choice of simultaneously sampling input pairs INA1/INB1 (A0 = low) or INA2/INB2 (A0 = high). The part features a very high sampling rate mode (normal) and, for low power applications, a reduced power mode (impulse) where the power is scaled with the throughput. Operation is specified from −40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM



Figure 1.

Table 1. PulSAR® Selection

Type/kSPS	100 to 250	500 to 570	800 to 1000	>1000
Pseudo Differential	AD7660/ AD7661	AD7650/ AD7652 AD7664/ AD7666	AD7653 AD7667	
True Bipolar	AD7663	AD7665	AD7671	
True Differential	AD7675	AD7676	AD7677	AD7621 AD7623
18-Bit	AD7678	AD7679	AD7674	AD7641
Multichannel/ Simultaneous		AD7654	AD7655	

PRODUCT HIGHLIGHTS

1. Simultaneous Sampling.
   The AD7654 features two sample-and-hold circuits that allow simultaneous sampling. It provides inputs for four channels.
2. Fast Throughput.
   The AD7654 is a 500 kSPS, charge redistribution, 16-bit SAR ADC with internal error correction circuitry.
3. Superior INL and No Missing Codes.
   The AD7654 has a maximum integral nonlinearity of 3.5 LSB with no missing 16-bit codes.
4. Single-Supply Operation.
   The AD7654 operates from a single 5 V supply. In impulse mode, its power dissipation decreases with throughput.
5. Serial or Parallel Interface.
   Versatile parallel or 2-wire serial interface arrangement is compatible with both 3 V and 5 V logic.

Rev. D

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Technical Support www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

12/15—Rev. C to Rev. D

Changes to Microprocessor Interfacing Section, SPI Interface (ADSP-2191M) Section, and Figure 35 ... 24
Updated Outline Dimensions ... 26
Changes to Ordering Guide ... 27

10/14—Rev. B to Rev. C

Changes to Table 1 ... 1
Added Figure 5; Renumbered Sequentially ... 8
Changes to Table 6 ... 10
Changes to Voltage Reference Input Section and Power Supply Section ... 17
Deleted the Evaluating the AD7654 Performance Section ... 25
Updated Outline Dimensions ... 26
Changes to Ordering Guide ... 27

11/05—Rev. A to Rev. B

Changes to General Description ... 1
Changes to Timing Specifications ... 5
Changes to Figure 16 ... 13
Changes to Figure 18 ... 15
Added Table 8 ... 17
Changes to Figure 24 ... 19
Changes to Figure 29 ... 21
Updated Outline Dimensions ... 26
Changes to Ordering Guide ... 26

11/04—Rev. 0 to Rev. A

Changes to Figure 7 ... 12
Changes to Figure 18 ... 15
Changes to Figure 19 ... 16
Changes to Voltage Reference Input Section ... 17
Changes to Conversion Control Section ... 18
Changes to Digital Interface Section ... 18
Updated Outline Dimensions ... 25

11/02—Revision 0: Initial Version

SPECIFICATIONS

AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 2.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
RESOLUTION		16			Bits
ANALOG INPUT					
Voltage Range	$V_{INx} - V_{INxN}$	0		2 V_{REF}	V
Common-Mode Input Voltage	V_{INxN}	−0.1		+0.5	V
Analog Input CMRR	f_{IN} = 100 kHz		55		dB
Input Current	500 kSPS throughput		45		µA
Input Impedance[1]					
THROUGHPUT SPEED					
Complete Cycle	In normal mode			2	µs
Throughput Rate	In normal mode	0		500	kSPS
Complete Cycle	In impulse mode			2.25	µs
Throughput Rate	In impulse mode	0		444	kSPS
DC ACCURACY					
Integral Linearity Error[2]		−3.5		+3.5	LSB[3]
No Missing Codes		16			Bits
Transition Noise			0.7		LSB
Full-Scale Error[4]	T_{MIN} to T_{MAX}		±0.25	±0.5	% of FSR
Full-Scale Error Drift[4]			±2		ppm/°C
Unipolar Zero Error[4]	T_{MIN} to T_{MAX}			±0.25	% of FSR
Unipolar Zero Error Drift[4]			±0.8		ppm/°C
Power Supply Sensitivity	AVDD = 5 V ±5%		0.8		LSB
AC ACCURACY					
Signal-to-Noise	f_{IN} = 20 kHz	88	90		dB[5]
	f_{IN} = 100 kHz		89		dB
Spurious-Free Dynamic Range	f_{IN} = 100 kHz		105		dB
Total Harmonic Distortion	f_{IN} = 100 kHz		−100		dB
Signal-to-Noise and Distortion	f_{IN} = 20 kHz	87.5	90		dB
	f_{IN} = 100 kHz		88.5		dB
	f_{IN} = 100 kHz, −60 dB Input		30		dB
Channel-to-Channel Isolation	f_{IN} = 100 kHz		−92		dB
−3 dB Input Bandwidth			10		MHz
SAMPLING DYNAMICS					
Aperture Delay			2		ns
Aperture Delay Matching			30		ps
Aperture Jitter			5		ps rms
Transient Response	Full-scale step			250	ns
REFERENCE					
External Reference Voltage Range		2.3	2.5	AVDD/2	V
External Reference Current Drain	500 kSPS throughput		180		µA
DIGITAL INPUTS					
Logic Levels					
V_{IL}		−0.3		+0.8	V
V_{IH}		+2.0		DVDD + 0.3	V
I_{IL}		−1		+1	µA
I_{IH}		−1		+1	µA

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DIGITAL OUTPUTS					
Data Format[6]					
Pipeline Delay[7]					
V_{OL}	I_{SINK} = 1.6 mA			0.4	V
V_{OH}	I_{SOURCE} = −500 µA	OVDD − 0.2			V
POWER SUPPLIES					
Specified Performance					
AVDD		4.75	5	5.25	V
DVDD		4.75	5	5.25	V
OVDD		2.7		5.25[8]	V
Operating Current[9]	500 kSPS throughput				
AVDD			15.5		mA
DVDD			8.5		mA
OVDD			100		µA
Power Dissipation	500 kSPS throughput[9]		120	135	mW
	10 kSPS throughput[10]		2.6		mW
	444 kSPS throughput[10]		114	125	mW
TEMPERATURE RANGE[11]					
Specified Performance	T_{MIN} to T_{MAX}	−40		+85	°C

[1] See the Analog Inputs section.
[2] Linearity is tested using endpoints, not best fit.
[3] LSB means least significant bit. Within the 0 V to 5 V input range, one LSB is 76.294 µV.
[4] See the Terminology section. These specifications do not include the error contribution from the external reference.
[5] All specifications in dB are referred to as full-scale input, FS; tested with an input signal at 0.5 dB below full scale unless otherwise specified.
[6] Parallel or serial 16-bit.
[7] Conversion results are available immediately after completed conversion.
[8] The maximum should be the minimum of 5.25 V and DVDD + 0.3 V.
[9] In normal mode; tested in parallel reading mode.
[10] In impulse mode; tested in parallel reading mode.
[11] Consult sales for extended temperature range.

TIMING SPECIFICATIONS

AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 3.

Parameter	Symbol	Min	Typ	Max	Unit
CONVERSION AND RESET (See Figure 23 and Figure 24)					
Convert Pulse Width	t_1	5			ns
Time Between Conversions					
(Normal Mode/Impulse Mode)	t_2	2/2.25			µs
$\overline{CNVST}$ Low to BUSY High Delay	t_3			32	ns
BUSY High All Modes Except in Master Serial Read After Convert Mode					
(Normal Mode/Impulse Mode)	t_4			1.75/2	µs
Aperture Delay	t_5		2		ns
End of Conversions to BUSY Low Delay	t_6	10			ns
Conversion Time					
(Normal Mode/Impulse Mode)	t_7			1.75/2	µs
Acquisition Time	t_8	250			ns
RESET Pulse Width	t_9	10			ns
$\overline{CNVST}$ Low to $\overline{EOC}$ High Delay	t_{10}			30	ns
$\overline{EOC}$ High for Channel A Conversion					
(Normal Mode/Impulse Mode)	t_{11}			1/1.25	µs
$\overline{EOC}$ Low after Channel A Conversion	t_{12}	45			ns
$\overline{EOC}$ High for Channel B Conversion	t_{13}			0.75	µs
Channel Selection Setup Time	t_{14}	250			ns
Channel Selection Hold Time	t_{15}			30	ns
PARALLEL INTERFACE MODES (See Figure 25 to Figure 29)					
$\overline{CNVST}$ Low to DATA Valid Delay	t_{16}			1.75/2	µs
DATA Valid to BUSY Low Delay	t_{17}	14			ns
Bus Access Request to DATA Valid	t_{18}			40	ns
Bus Relinquish Time	t_{19}	5		15	ns
A/$\overline{B}$ Low to Data Valid Delay	t_{20}			40	ns
MASTER SERIAL INTERFACE MODES (see Figure 30 and Figure 31)					
$\overline{CS}$ Low to SYNC Valid Delay	t_{21}			10	ns
$\overline{CS}$ Low to Internal SCLK Valid Delay[1]	t_{22}			10	ns
$\overline{CS}$ Low to SDOUT Delay	t_{23}			10	ns
$\overline{CNVST}$ Low to SYNC Delay (Read During Convert)					
(Normal Mode/Impulse Mode)	t_{24}		250/500		ns
SYNC Asserted to SCLK First Edge Delay	t_{25}	3			ns
Internal SCK Period[2]	t_{26}	23		40	ns
Internal SCLK High[2]	t_{27}	12			ns
Internal SCLK Low[2]	t_{28}	7			ns
SDOUT Valid Setup Time[2]	t_{29}	4			ns
SDOUT Valid Hold Time[2]	t_{30}	2			ns
SCLK Last Edge to SYNC Delay[2]	t_{31}	1			ns
$\overline{CS}$ High to SYNC HI-Z	t_{32}			10	ns
$\overline{CS}$ High to Internal SCLK HI-Z	t_{33}			10	ns
$\overline{CS}$ High to SDOUT HI-Z	t_{34}			10	ns
BUSY High in Master Serial Read After Convert[2]	t_{35}		See Table 4		
$\overline{CNVST}$ Low to SYNC Asserted Delay					
(Normal Mode/Impulse Mode)	t_{36}		0.75/1		µs
SYNC Deasserted to BUSY Low Delay	t_{37}		25		ns

Parameter	Symbol	Min	Typ	Max	Unit
SLAVE SERIAL INTERFACE MODES (see Figure 33 and Figure 34)					
External SCLK Setup Time	t_{38}	5			ns
External SCLK Active Edge to SDOUT Delay	t_{39}	3		18	ns
SDIN Setup Time	t_{40}	5			ns
SDIN Hold Time	t_{41}	5			ns
External SCLK Period	t_{42}	25			ns
External SCLK High	t_{43}	10			ns
External SCLK Low	t_{44}	10			ns

[1] In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C_L of 10 pF; otherwise C_L is 60 pF maximum.
[2] In serial master read during convert mode. See Table 4 for serial master read after convert mode.

Table 4. Serial Clock Timings in Master Read After Convert

DIVSCLK[1]		**0**	**0**	**1**	**1**	
DIVSCLK[0]	**Symbol**	**0**	**1**	**0**	**1**	**Unit**
SYNC to SCLK First Edge Delay Minimum	t_{25}	3	17	17	17	ns
Internal SCLK Period Minimum	t_{26}	25	50	100	200	ns
Internal SCLK Period Typical	t_{26}	40	70	140	280	ns
Internal SCLK High Minimum	t_{27}	12	22	50	100	ns
Internal SCLK Low Minimum	t_{28}	7	21	49	99	ns
SDOUT Valid Setup Time Minimum	t_{29}	4	18	18	18	ns
SDOUT Valid Hold Time Minimum	t_{30}	2	4	30	80	ns
SCLK Last Edge to SYNC Delay Minimum	t_{31}	1	3	30	80	ns
Busy High Width Maximum (Normal)	t_{35}	3.25	4.25	6.25	10.75	µs
Busy High Width Maximum (Impulse)	t_{35}	3.5	4.5	6.5	11	µs

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Values
Analog Inputs	
INAx[1], INBx[1], REFx, INxN, REFGND	AVDD + 0.3 V to AGND − 0.3 V
Ground Voltage Differences	
AGND, DGND, OGND	±0.3 V
Supply Voltages	
AVDD, DVDD, OVDD	−0.3 V to +7 V
AVDD to DVDD, AVDD to OVDD	±7 V
DVDD to OVDD	−0.3 V to +7 V
Digital Inputs	−0.3 V to DVDD + 0.3 V
Internal Power Dissipation[2]	700 mW
Internal Power Dissipation[3]	2.5 W
Junction Temperature	150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature Range	
(Soldering 10 sec)	300°C

[1] See the Analog Inputs section.
[2] Specification is for device in free air: 48-lead LQFP: θ_{JA} = 91°C/W, θ_{JC} = 30°C/W.
[3] Specification is for device in free air: 48-lead LFCSP; θ_{JA} = 26°C/W.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.



Figure 2. Load Circuit for Digital Interface Timing (SDOUT, SYNC, SCLK Outputs, C_L = 10 pF)



Figure 3. Voltage Reference Levels for Timing

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. 48-Lead LQFP (ST-48) Pin Configuration



Figure 5. 48-Lead LFCSP (CP-48) Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Type[1]	Description
1, 47, 48	AGND	P	Analog Power Ground Pin.
2	AVDD	P	Input Analog Power Pin. Nominally 5 V.
3	A0	DI	Multiplexer Select. When low, the analog inputs INA1 and INB1 are sampled simultaneously, then converted. When high, the analog inputs INA2 and INB2 are sampled simultaneously, then converted.
4	BYTESWAP	DI	Parallel Mode Selection (8 bit, 16 bit). When low, the LSB is output on D[7:0] and the MSB is output on D[15:8]. When high, the LSB is output on D[15:8] and the MSB is output on D[7:0].
5	A/$\overline{B}$	DI	Data Channel Selection. In parallel mode, when low, the data from Channel B is read. When high, the data from Channel A is read. In serial mode, when high, Channel A is output first followed by Channel B. When low, Channel B is output first followed by Channel A.
6, 20	DGND	P	Digital Power Ground.
7	IMPULSE	DI	Mode Selection. When high, this input selects a reduced power mode. In this mode, the power dissipation is approximately proportional to the sampling rate.
8	SER/$\overline{PAR}$	DI	Serial/Parallel Selection Input. When low, the parallel port is selected; when high, the serial interface mode is selected and some bits of the DATA bus are used as a serial port.
9, 10	D[0:1]	DO	Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/$\overline{PAR}$ is high, these outputs are in high impedance.
11, 12	D[2:3] or DIVSCLK[0:1]	DI/O	When SER/$\overline{PAR}$ is low, these outputs are used as Bit 2 and Bit 3 of the parallel port data output bus. When SER/$\overline{PAR}$ is high, EXT/$\overline{INT}$ is low, and RDC/SDIN is low, which is the serial master read after convert mode, these inputs, part of the serial port, are used to slow down if desired the internal serial clock that clocks the data output. In the other serial modes, these inputs are not used.
13	D[4] or EXT/$\overline{INT}$	DI/O	When SER/$\overline{PAR}$is low, this output is used as Bit 4 of the parallel port data output bus. When SER/$\overline{PAR}$is high, this input, part of the serial port, is used as a digital select input for choosing the internal or an external data clock, called respectively, master and slave mode. With EXT/$\overline{INT}$ tied low, the internal clock is selected on SCLK output. With EXT/$\overline{INT}$ set to a logic high, output data is synchronized to an external clock signal connected to the SCLK input.
14	D[5] or INVSYNC	DI/O	When SER/$\overline{PAR}$ is low, this output is used as Bit 5 of the parallel port data output bus. When SER/$\overline{PAR}$ is high, this input, part of the serial port, is used to select the active state of the SYNC signal in Master modes. When low, SYNC is active high. When high, SYNC is active low.

Pin No.	Mnemonic	Type[1]	Description
15	D[6]	DI/O	When SER/$\overline{PAR}$ is low, this output is used as Bit 6 of the parallel port data output bus.
	or INVSCLK		When SER/$\overline{PAR}$ is high, this input, part of the serial port, is used to invert the SCLK signal. It is active in both master and slave modes.
16	D[7]	DI/O	When SER/$\overline{PAR}$ is low, this output is used as Bit 7 of the parallel port data output bus.
	or RDC/SDIN		When SER/$\overline{PAR}$ is high, this input, part of the serial port, is used as either an external data input or a read mode selection input, depending on the state of EXT/$\overline{INT}$. When EXT/$\overline{INT}$ is high, RDC/SDIN can be used as a data input to daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on SDOUT with a delay of 32 SCLK periods after the initiation of the read sequence. When EXT/$\overline{INT}$ is low, RDC/SDIN is used to select the read mode. When RDC/SDIN is high, the previous data is output on SDOUT during conversion. When RDC/SDIN is low, the data can be output on SDOUT only when the conversion is complete.
17	OGND	P	Input/Output Interface Digital Power Ground.
18	OVDD	P	Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface (5 V or 3 V).
19, 36	DVDD	P	Digital Power. Nominally at 5 V.
21	D[8]	DO	When SER/$\overline{PAR}$ is low, this output is used as Bit 8 of the Parallel port data output bus.
	or SDOUT		When SER/$\overline{PAR}$ is high, this output, part of the serial port, is used as a serial data output synchronized to SCLK. Conversion results are stored in a 32-bit on-chip register. The AD7654 provides the two conversion results, MSB first, from its internal shift register. The order of channel outputs is controlled by A/$\overline{B}$. In serial mode, when EXT/$\overline{INT}$ is low, SDOUT is valid on both edges of SCLK. In Serial Mode, when EXT/$\overline{INT}$ is high: If INVSCLK is low, SDOUT is updated on the SCLK rising edge and valid on the next falling edge. If INVSCLK is high, SDOUT is updated on the SCLK falling edge and valid on the next rising edge.
22	D[9]	DI/O	When SER/$\overline{PAR}$ is low, this output is used as Bit 9 of the Parallel Port Data Output Bus.
	or SCLK		When SER/$\overline{PAR}$ is high, this pin, part of the serial port, is used as a serial data clock input or output, dependent upon the logic state of the EXT/$\overline{INT}$ pin. The active edge where the data SDOUT is updated depends on the logic state of the INVSCLK pin.
23	D[10]	DO	When SER/$\overline{PAR}$ is low, this output is used as Bit 10 of the parallel port data output bus.
	or SYNC		When SER/$\overline{PAR}$ is high, this output, part of the serial port, is used as a digital output frame synchronization for use with the internal data clock (EXT/$\overline{INT}$ = Logic low). When a read sequence is initiated and INVSYNC is low, SYNC is driven high and frames SDOUT. After the first channel is output, SYNC is pulsed low. When a read sequence is initiated and INVSYNC is high, SYNC is driven low and remains low while SDOUT output is valid. After the first channel is output, SYNC is pulsed high.
24	D[11]	DO	When SER/$\overline{PAR}$ is low, this output is used as Bit 11 of the parallel port data output bus.
	or RDERROR		When SER/$\overline{PAR}$ is high and EXT/$\overline{INT}$ is high, this output, part of the serial port, is used as an incomplete read error flag. In Slave mode, when a data read is started and not complete when the following conversion is complete, the current data is lost and RDERROR is pulsed high.
25 to 28	D[12:15]	DO	Bit 12 to Bit 15 of the parallel port data output bus. When SER/$\overline{PAR}$ is high, these outputs are in high impedance.
29	BUSY	DO	Busy Output. Transitions high when a conversion is started and remains high until the two conversions are complete and the data is latched into the on-chip shift register. The falling edge of BUSY can be used as a data ready clock signal.
30	$\overline{EOC}$	DO	End of Convert Output. Goes low at each channel conversion.
31	$\overline{RD}$	DI	Read Data. When $\overline{CS}$ and $\overline{RD}$ are both low, the interface parallel or serial output bus is enabled.
32	$\overline{CS}$	DI	Chip Select. When $\overline{CS}$ and $\overline{RD}$ are both low, the interface parallel or serial output bus is enabled. $\overline{CS}$ is also used to gate the external serial clock.
33	RESET	DI	Reset Input. When set to a logic high, reset the AD7654. Current conversion if any is aborted. If not used, this pin can be tied to DGND.
34	PD	DI	Power-Down Input. When set to a logic high, power consumption is reduced and conversions are inhibited after the current one is completed.

Pin No.	Mnemonic	Type[1]	Description
35	$\overline{\text{CNVST}}$	DI	Start Conversion. A falling edge on $\overline{\text{CNVST}}$ puts the internal sample-and-hold into the hold state and initiates a conversion. In impulse mode (IMPULSE = high), if $\overline{\text{CNVST}}$ is held low when the acquisition phase (t_8) is complete, the internal sample-and-hold is put into the hold state and a conversion is immediately started.
37	REF	AI	This input pin is used to provide a reference to the converter.
38	REFGND	AI	Reference Input Analog Ground.
39, 41	INB1, INB2	AI	Channel B Analog Inputs.
40, 45	INBN, INAN	AI	Analog Inputs Ground Senses. Allow to sense each channel ground independently.
42, 43	REFB, REFA	AI	These inputs are the references applied to Channel A and Channel B, respectively.
44, 46	INA2, INA1	AI	Channel A Analog Inputs.
	EPAD		Exposed Pad. The EPAD is connected to ground; however, this connection is not required to meet specified performance.

[1] AI means analog input; DI means digital input; DI/O means bidirectional digital; DO means digital output; P means power.

TERMINOLOGY

Integral Nonlinearity Error (INL)

Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Full-Scale Error

The last transition (from 111. . .10 to 111. . .11) should occur for an analog voltage 1½ LSB below the nominal full scale (4.999886 V for the 0 V to 5 V range). The full-scale error is the deviation of the actual level of the last transition from the ideal level.

Unipolar Zero Error

The first transition should occur at a level ½ LSB above analog ground (76.29 μV for the 0 V to 5 V range). The unipolar zero error is the deviation of the actual transition from that point.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

Signal-to-Noise and Distortion Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

Spurious-Free Dynamic Range (SFDR)

The difference, in decibels, between the rms amplitude of the input signal and the peak spurious signal.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD and expressed in bits by

$$ENOB = ((SINAD_{dB} - 1.76)/6.02)$$

and is expressed in bits.

Aperture Delay

Aperture delay is a measure of acquisition performance and is measured from the falling edge of the $\overline{CNVST}$ input to when the input signals are held for a conversion.

Transient Response

The time required for the AD7654 to achieve its rated accuracy after a full-scale step function is applied to its input.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Integral Nonlinearity vs. Code



Figure 9. Differential Nonlinearity vs. Code



Figure 7. Histogram of 16,384 Conversions of a DC Input at the Code Transition



Figure 10. Histogram of 16,384 Conversions of a DC Input at the Code Center



Figure 8. FFT Plot



Figure 11. SNR, THD vs. Temperature



Figure 12. SNR, SINAD, and ENOB vs. Frequency



Figure 15. Full-Scale Error and Zero Error vs. Temperature



Figure 13. SNR and SINAD vs. Input Level (Referred to Full Scale)



Figure 16. Operating Currents vs. Sample Rate



Figure 14. THD, Harmonics, Crosstalk, and SFDR vs. Frequency



Figure 17. Typical Delay vs. Load Capacitance C_L

APPLICATIONS INFORMATION

CIRCUIT INFORMATION

The AD7654 is a very fast, low power, single-supply, precise, simultaneous sampling 16-bit ADC.

The AD7654 provides the user with two on-chip, track-and-hold, successive approximation ADCs that do not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications. The AD7654 can also be used as a 4-channel ADC with two pairs simultaneously sampled.

The AD7654 can be operated from a single 5 V supply and be interfaced to either 5 V or 3 V digital logic. It is housed in a 48-lead LQFP or tiny 48-lead LFCSP that combines space savings and allows flexible configurations as either a serial or parallel interface. The AD7654 is pin-to-pin compatible with PulSAR ADCs.

MODES OF OPERATION

The AD7654 features two modes of operation, normal and impulse. Each of these modes is more suitable for specific applications.

Normal mode is the fastest mode (500 kSPS). Except when it is powered down (PD = HIGH), the power dissipation is almost independent of the sampling rate.

Impulse mode, the lowest power dissipation mode, allows power saving between conversions. The maximum throughput in this mode is 444 kSPS. When operating at 10 kSPS, for example, it typically consumes only 2.6 mW. This feature makes the AD7654 ideal for battery-powered applications.

TRANSFER FUNCTIONS

The AD7654 data format is straight binary. The ideal transfer characteristic for the AD7654 is shown in Figure 18 and Table 7. The LSB size is $2 \times V_{REF}/65536$, which is about 76.3 µV.



Figure 18. ADC Ideal Transfer Function

Table 7. Output Codes and Ideal Input Voltages

Description	Analog Input V_{REF} = 2.5 V	Digital Output Code
FSR – 1 LSB	4.999924 V	0xFFFF[1]
FSR – 2 LSB	4.999847 V	0xFFFE
Midscale + 1 LSB	2.500076 V	0x8001
Midscale	2.5 V	0x8000
Midscale – 1 LSB	2.499924 V	0x7FFF
–FSR + 1 LSB	–76.29 µV	0x0001
–FSR	0 V	0x0000[2]

[1] This is also the code for overrange analog input (VINx – VINxN above 2 × (VREF – VREFGND)).
[2] This is also the code for underrange analog input (V_{INx} below V_{INxN}).



NOTES
1. SEE VOLTAGE REFERENCE INPUT SECTION.
2. WITH THE RECOMMENDED VOLTAGE REFERENCES, C_{REF} IS 47µF. SEE VOLTAGE REFERENCE INPUT SECTION.
3. OPTIONAL CIRCUITRY FOR HARDWARE GAIN CALIBRATION.
4. THE AD8021 IS RECOMMENDED. SEE DRIVER AMPLIFIER CHOICE SECTION.
5. SEE ANALOG INPUTS SECTION.
6. OPTIONAL, SEE POWER SUPPLY SECTION.
7. OPTIONAL LOW JITTER $\overline{\text{CNVST}}$. SEE CONVERSION CONTROL SECTION.

03057-018

Figure 19. Typical Connection Diagram (Serial Interface)

TYPICAL CONNECTION DIAGRAM

Figure 19 shows a typical connection diagram for the AD7654. Different circuitry shown on this diagram is optional and is discussed in the following sections.

ANALOG INPUTS

Figure 20 shows a simplified analog input section of the AD7654.



Figure 20. Simplified Analog Input

The diodes shown in Figure 20 provide ESD protection for the inputs. Care must be taken to ensure that the analog input signal never exceeds the absolute ratings on these inputs. This causes these diodes to become forward biased and start conducting current. These diodes can handle a forward-biased current of 120 mA maximum. This condition can eventually occur when the input buffers (U1) or (U2) supplies are different from AVDD. In such a case, an input buffer with a short-circuit current limitation can be used to protect the device.

This analog input structure allows the sampling of the differential signal between INx and INxN. Unlike other converters, the INxN is sampled at the same time as the INx input. By using these differential inputs, small signals common to both inputs are rejected.

During the acquisition phase, for ac signals, the AD7654 behaves like a one-pole RC filter consisting of the equivalent resistance R_A, R_B, and C_S. The resistors R_A and R_B are typically 500 Ω and are a lumped component made up of some serial resistors and the on resistance of the switches. The capacitor C_S is typically 32 pF and is mainly the ADC sampling capacitor. This one-pole filter with a typical −3 dB cutoff frequency of 10 MHz reduces undesirable aliasing effects and limits the noise coming from the inputs.

Because the input impedance of the AD7654 is very high, the AD7654 can be driven directly by a low impedance source without gain error. To further improve the noise filtering of the AD7654 analog input circuit, an external one-pole RC filter between the amplifier output and the ADC input, as shown in Figure 19, can be used. However, the source impedance has to be kept low because it affects the ac performance, especially the total harmonic distortion. The maximum source impedance depends on the amount of total harmonic distortion (THD) that can be tolerated. The THD degrades as the source impedance increases.

INPUT CHANNEL MULTIPLEXER

The AD7654 allows the choice of simultaneously sampling the inputs pairs INA1/INB1 or INA2/INB2 with the A0 multiplexer input. When A0 is low, the input pairs INA1/INB1 are selected, and when A0 is high, the input pairs INA2/INB2 are selected. Note that INAx is always converted before INBx regardless of the state of the digital interface channel selection $A/\overline{B}$ pin. Also, note that the channel selection control A0 should not be changed during the acquisition phase of the converter. Refer to the Conversion Control section and Figure 23 for timing details.

DRIVER AMPLIFIER CHOICE

Although the AD7654 is easy to drive, the driver amplifier needs to meet at least the following requirements:

- For multichannel, multiplexed applications, the driver amplifier and the AD7654 analog input circuit together must be able to settle for a full-scale step of the capacitor array at a 16-bit level (0.0015%). In the amplifier's data sheet, the settling at 0.1% or 0.01% is more commonly specified. It can significantly differ from the settling time at a 16-bit level and, therefore, it should be verified prior to the driver selection.
- The noise generated by the driver amplifier needs to be kept as low as possible to preserve the SNR and transition noise performance of the AD7654. The noise coming from the driver is filtered by the AD7654 analog input circuit one-pole low-pass filter made by R_A, R_B, and C_S. The SNR degradation due to the amplifier is

$$SNR_{LOSS} = 20\log\left(\frac{56}{\sqrt{56^2 + \frac{\pi}{2} f_{-3dB}(Ne_N)^2}}\right)$$

  where:
  $f_{-3\,dB}$ is the −3 dB input bandwidth in MHz of the AD7654 (10 MHz) or the cutoff frequency of the input filter, if any is used.
  N is the noise factor of the amplifier (1 if in buffer configuration).
  e_N is the equivalent input noise voltage of the op amp in nV/√Hz.

  For instance, a driver like the AD8021 with an equivalent input noise of 2 nV/√Hz, configured as a buffer, and thus with a noise gain of +1, degrades the SNR by only 0.06 dB with the filter in Figure 19, and by 0.10 dB without.
- The driver needs to have a THD performance suitable to that of the AD7654.

The AD8021 meets these requirements and is usually appropriate for almost all applications. The AD8021 needs an external compensation capacitor of 10 pF. This capacitor should have good linearity as an NPO ceramic or mica type. The AD8022 can be used where a dual version is needed and a gain of +1 is used.

The AD829 is another alternative where high frequency (above 100 kHz) performance is not required. In a gain of +1, it requires an 82 pF compensation capacitor.

The AD8610 is another option where low bias current is needed in low frequency applications.

Refer to Table 8 for some recommended op amps.

Table 8. Recommended Driver Amplifiers

Amplifier	Typical Application
ADA4841-1/ ADA4841-2	Very low noise, low distortion, low power, low frequency
AD829	Very low noise, low frequency
AD8021	Very low noise, high frequency
AD8022	Very low noise, high frequency, dual
AD8655/AD8656	Low noise, 5 V single supply, low power, low frequency, single/dual
AD8610/AD8620	Low bias current, low frequency, single/dual

VOLTAGE REFERENCE INPUT

The AD7654 requires an external 2.5 V reference. The reference input should be applied to REF, REFA, and REFB. The voltage reference input REF of the AD7654 has a dynamic input impedance; it should therefore be driven by a low impedance source with an efficient decoupling. This decoupling depends on the choice of the voltage reference but usually consists of a 1 µF ceramic capacitor and a low ESR tantalum capacitor connected to the REFA, REFB, and REFGND inputs with minimum parasitic inductance. A value of 47 µF is an appropriate value for the tantalum capacitor when using one of the recommended reference voltages:

- The low noise, low temperature drift AD780, ADR421, and ADR431 voltage reference.
- The low cost AD1582 voltage reference.

For applications using multiple AD7654s with one voltage reference source, it is recommended that the reference source drives each ADC in a star configuration with individual decoupling placed as close as possible to the REF/REFGND inputs. Also, it is recommended that a buffer, such as the AD8031/AD8032, be used in this configuration.

Take care with the reference temperature coefficient of the voltage reference, which directly affects the full-scale accuracy if this parameter is applicable. For instance, a 15 ppm/°C tempco of the reference changes the full-scale accuracy by 1 LSB/°C.

POWER SUPPLY

The AD7654 uses three sets of power supply pins: an analog 5 V supply AVDD, a digital 5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.7 V and DVDD + 0.3 V. To reduce the number of supplies needed, the digital core (DVDD) can be supplied through a simple RC filter from the analog supply, as shown in Figure 19. The AD7654 AVDD and DVDD supplies are independent of power supply sequencing. To ensure the device is free from supply voltage induced latch-up, OVDD must never exceed DVDD by greater than 0.3 V. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown in Figure 21.



Figure 21. PSRR vs. Frequency

POWER DISSIPATION

In impulse mode, the AD7654 automatically reduces its power consumption at the end of each conversion phase. During the acquisition phase, the operating currents are very low, which allows significant power savings when the conversion rate is reduced, as shown in Figure 22. This feature makes the AD7654 ideal for very low power battery applications.

Note that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, the digital inputs need to be driven close to the power rails (that is, DVDD and DGND), and OVDD should not exceed DVDD by more than 0.3 V.



Figure 22. Power Dissipation vs. Sample Rate

CONVERSION CONTROL

Figure 23 shows the detailed timing diagrams of the conversion process. The AD7654 is controlled by the signal $\overline{\text{CNVST}}$, which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input, PD, until the conversion is complete. The $\overline{\text{CNVST}}$ signal operates independently of the $\overline{\text{CS}}$ and $\overline{\text{RD}}$ signals.



Figure 23. Basic Conversion Timing

Although $\overline{\text{CNVST}}$ is a digital signal, it should be designed with special care with fast, clean edges and levels, and with minimum overshoot and undershoot or ringing.

For applications where the SNR is critical, the $\overline{\text{CNVST}}$ signal should have very low jitter. Some solutions to achieve this are to use a dedicated oscillator for $\overline{\text{CNVST}}$ generation or, at least, to clock it with a high frequency, low jitter clock, as shown in Figure 19.

In impulse mode, conversions can be automatically initiated. If $\overline{\text{CNVST}}$ is held low when BUSY is low, the AD7654 controls the acquisition phase and automatically initiates a new conversion. By keeping $\overline{\text{CNVST}}$ low, the AD7654 keeps the conversion process running by itself. Note that the analog input has to be settled when BUSY goes low. Also, at power-up, $\overline{\text{CNVST}}$ should be brought low once to initiate the conversion process. In this mode, the AD7654 may sometimes run slightly faster than the guaranteed limits of 444 kSPS in impulse mode. This feature does not exist in normal mode.

DIGITAL INTERFACE

The AD7654 has a versatile digital interface; it can be interfaced with the host system by using either a serial or parallel interface. The serial interface is multiplexed on the parallel data bus. The AD7654 digital interface accommodates either 3 V or 5 V logic by simply connecting the OVDD supply pin of the AD7654 to the host system interface digital supply.

The two signals $\overline{\text{CS}}$ and $\overline{\text{RD}}$ control the interface. When at least one of these signals is high, the interface outputs are in high impedance. Usually, $\overline{\text{CS}}$ allows the selection of each AD7654 in multicircuit applications and is held low in a single AD7654 design. $\overline{\text{RD}}$ is generally used to enable the conversion result on the data bus. In parallel mode, signal A/$\overline{\text{B}}$ allows the choice of reading either the output of Channel A or Channel B, whereas in serial mode, signal A/$\overline{\text{B}}$ controls which channel is output first.

Figure 24 details the timing when using the RESET input. Note the current conversion, if any, is aborted and the data bus is high impedance while RESET is high.



Figure 24. Reset Timing

PARALLEL INTERFACE

The AD7654 is configured to use the parallel interface when SER/$\overline{\text{PAR}}$ is held low.

Master Parallel Interface

Data can be read continuously by tying $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low, thus requiring minimal microprocessor connections. However, in this mode, the data bus is always driven and cannot be used in shared bus applications (unless the device is held in RESET). Figure 25 details the timing for this mode.



Figure 25. Master Parallel Data Timing for Continuous Read

Slave Parallel Interface

In slave parallel reading mode, the data can be read either after each conversion, which is during the next acquisition phase or during the other channel's conversion, or during the following conversion, as shown in Figure 26 and Figure 27, respectively. When the data is read during the conversion, however, it is recommended that it is read only during the first half of the conversion phase. This avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry.



Figure 26. Slave Parallel Data Timing for a Read After Conversion



Figure 27. Slave Parallel Data Timing for a Read During Conversion

8-Bit Interface (Master or Slave)

The BYTESWAP pin allows a glueless interface to an 8-bit bus. As shown in Figure 28, the LSB byte is output on D[7:0] and the MSB is output on D[15:8] when BYTESWAP is low. When BYTESWAP is high, the LSB and MSB bytes are swapped, the LSB is output on D[15:8], and the MSB is output on D[7:0]. By connecting BYTESWAP to an address line, the 16-bit data can be read in two bytes on either D[15:8] or D[7:0].



Figure 28. 8-Bit Parallel Interface

Channel A/$\overline{B}$ Output

The A/$\overline{B}$ input controls which channel's conversion results (INAx or INBx) are output on the data bus. The functionality of A/$\overline{B}$ is detailed in Figure 29. When high, the data from Channel A is available on the data bus. When low, the data from Channel B is available on the bus. Note that Channel A can be read immediately after conversion is done ($\overline{EOC}$), while Channel B is still in its converting phase. However, in any of the serial reading modes, Channel A data is updated only after Channel B is converted.



Figure 29. A/$\overline{B}$ Channel Reading

SERIAL INTERFACE

The AD7654 is configured to use the serial interface when the SER/$\overline{\text{PAR}}$ is held high. The AD7654 outputs 32 bits of data, MSB first, on the SDOUT pin. The order of the channels being output is also controlled by A/$\overline{\text{B}}$. When high, Channel A is output first; when low, Channel B is output first. This data is synchronized with the 32 clock pulses provided on the SCLK pin.

MASTER SERIAL INTERFACE

Internal Clock

The AD7654 is configured to generate and provide the serial data clock SCLK when the EXT/$\overline{\text{INT}}$ pin is held low. The AD7654 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted if desired. The output data is valid on both the rising and falling edge of the data clock. Depending on RDC/SDIN input, the data can be read after each conversion or during the following conversion. Figure 30 and Figure 31 show the detailed timing diagrams of these two modes.

Usually, because the AD7654 is used with a fast throughput, the master-read-during-convert mode is the most recommended serial mode when it can be used. In this mode, the serial clock and data toggle at appropriate instants, which minimizes potential feedthrough between digital activity and the critical conversion decisions. The SYNC signal goes low after the LSB of each channel has been output. Note that in this mode, the SCLK period changes because the LSBs require more time to settle, and the SCLK is derived from the SAR conversion clock.

Note that in the master-read-after-convert mode, unlike in other modes, the signal BUSY returns low after the 32 data bits are pulsed out and not at the end of the conversion phase, which results in a longer BUSY width. One advantage of using this mode is that it can accommodate slow digital hosts because the serial clock can be slowed down by using DIVSCLK[1:0] inputs. Refer to Table 4 for the timing details.



Figure 30. Master Serial Data Timing for Reading (Read After Conversion)



Figure 31. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)

SLAVE SERIAL INTERFACE

External Clock

The AD7654 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT/$\overline{INT}$ pin is held high. In this mode, several methods can be used to read the data. The external serial clock is gated by $\overline{CS}$. When both $\overline{CS}$ and $\overline{RD}$ are low, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either normally high or normally low when inactive. Figure 33 and Figure 34 show the detailed timing diagrams of these methods.

While the AD7654 is performing a bit decision, it is important that voltage transients not occur on digital input/output pins or degradation of the conversion result may occur. This is particularly important during the second half of the conversion phase of each channel because the AD7654 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is provided, it is a discontinuous clock that toggles only when BUSY is low or, more importantly, that it does not transition during the latter half of $\overline{EOC}$ high.

External Discontinuous Clock Data Read After Convert

Although the maximum throughput cannot be achieved in this mode, it is the most recommended of the serial slave modes. Figure 33 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning low, the conversion results can be read while both $\overline{CS}$ and $\overline{RD}$ are low. Data is shifted out from both channels MSB first, with 32 clock pulses and is valid on both rising and falling edges of the clock.

One advantage of this method is that conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process. Another advantage is the ability to read the data at any speed up to 40 MHz, which accommodates both a slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7654 provides a daisy-chain feature using the RDC/SDIN (serial data in) input pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when it is desired, as in isolated multiconverter applications.

An example of the concatenation of two devices is shown in Figure 32. Simultaneous sampling is possible by using a common $\overline{CNVST}$ signal. Note that the RDC/SDIN input is latched on the edge of SCLK opposite the one used to shift out the data on SDOUT. Therefore, the MSB of the upstream converter follows the LSB of the downstream converter on the next SCLK cycle. The SDIN input should be tied either high or low on the most upstream converter in the chain.



Figure 32. Two AD7654 Devices in a Daisy-Chain Configuration

External Clock Data Read Previous During Convert

Figure 34 shows the detailed timing diagrams of this method. During a conversion, while both $\overline{CS}$ and $\overline{RD}$ are low, the result of the previous conversion can be read. The data is shifted out MSB first with 32 clock pulses and is valid on both the rising and falling edges of the clock. The 32 bits have to be read before the current conversion is completed; otherwise, RDERROR is pulsed high and can be used to interrupt the host interface to prevent incomplete data reading. There is no daisy-chain feature in this mode, and RDC/SDIN input should always be tied either high or low.

To reduce performance degradation due to digital activity, a fast discontinuous clock (at least 32 MHz in impulse mode and 40 MHz in normal mode) is recommended to ensure that all of the bits are read during the first half of each conversion phase ($\overline{EOC}$ high, t_{11}, t_{12}).

It is also possible to begin to read data after conversion and continue to read the last bits after a new conversion has been initiated. This allows the use of a slower clock speed like 26 MHz in impulse mode and 30 MHz in normal mode.



Figure 33. Slave Serial Data Timing for Reading (Read After Convert)



Figure 34. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)

MICROPROCESSOR INTERFACING

The AD7654 is ideally suited for traditional dc measurement applications supporting a microprocessor and for ac signal processing applications interfacing to a digital signal processor. The AD7654 is designed to interface with either a parallel 8-bit wide or 16-bit wide interface, a general-purpose serial port, or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7654 to prevent digital noise from coupling into the ADC. The following section illustrates the use of the AD7654 with an SPI equipped DSP, the ADSP-2191M.

SPI INTERFACE (ADSP-2191M)

Figure 35 shows an interface diagram between the AD7654 and the SPI equipped ADSP-2191M. To accommodate the slower speed of the DSP, the AD7654 acts as a slave device and data must be read after conversion. This mode also allows the daisy-chain feature. The convert command can be initiated in response to an internal timer interrupt. The 32-bit output data is read with two serial peripheral interface (SPI) 16-bit wide accesses. The reading process can be initiated in response to the end-of-conversion signal (BUSY going low) using an interrupt line of the DSP. By writing to the SPI control register (SPICLTx), the serial interface (SPI) on the ADSP-2191M is configured for master mode (MSTR) = 1, clock polarity bit (CPOL) = 0, clock phase bit (CPHA) = 1, and SPI interrupt enable (TIMOD) = 00. To meet all timing requirements, limit the SPI clock to 17 Mbps, allowing it to read an ADC result in less than 1 µs. When a higher sampling rate is desired, using one of the parallel interface modes is recommended.



Figure 35. Interfacing the AD7654 to an SPI Interface

APPLICATION HINTS

LAYOUT

The AD7654 has very good immunity to noise on the power supplies. However, care should still be taken with regard to grounding layout.

The printed circuit board that houses the AD7654 should be designed so the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be separated easily. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7654, or as close as possible to the AD7654. If the AD7654 is in a system where multiple devices require analog-to-digital ground connections, the connection should still be made at only a star ground point established as close as possible to the AD7654.

Running digital lines under the device should be avoided because these couple noise onto the die. The analog ground plane should be allowed to run under the AD7654 to avoid noise coupling. Fast switching signals like $\overline{\text{CNVST}}$ or clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces on different but close layers of the board should run at right angles to each other. This reduces the effect of crosstalk through the board.

The power supply lines to the AD7654 should use as large a trace as possible to provide low impedance paths and reduce the effect of glitches on the power supply lines. Good decoupling is also important to lower the supply's impedance presented to the AD7654 and to reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on each power supply pin—AVDD, DVDD, and OVDD—close to, and ideally right up against these pins and their corresponding ground pins. Additionally, low ESR 10 µF capacitors should be located near the ADC to further reduce low frequency ripple.

The DVDD supply of the AD7654 can be a separate supply or can come from the analog supply AVDD or the digital interface supply OVDD. When the system digital supply is noisy or when fast switching digital signals are present, if no separate supply is available, the user should connect DVDD to AVDD through an RC filter (see Figure 19) and the system supply to OVDD and the remaining digital circuitry. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high frequency spikes.

The AD7654 has five different ground pins: INGND, REFGND, AGND, DGND, and OGND. INGND is used to sense the analog input signal. REFGND senses the reference voltage and, because it carries pulsed currents, should be a low impedance return to the reference. AGND is the ground to which most internal ADC analog signals are referenced; it must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane, depending on the configuration. OGND is connected to the digital system ground.

OUTLINE DIMENSIONS



Figure 36. 48-Lead Low Profile Quad Flat Package [LQFP]
(ST-48)
Dimensions shown in millimeters



Figure 37. 48-Lead Lead Frame Chip Scale Package [LFCSP]
7 mm × 7 mm Body and 0.75 mm Package Height
(CP-48-4)
Dimensions shown in millimeters

ORDERING GUIDE

Model[1]	Temperature Range	Package Description	Package Option
AD7654ACPZ	−40°C to +85°C	48-Lead Frame Chip Scale Package [LFCSP]	CP-48-4
AD7654ACPZRL	−40°C to +85°C	48-Lead Frame Chip Scale Package [LFCSP]	CP-48-4
AD7654ASTZ	−40°C to +85°C	48-Lead Low Profile Quad Flat Package [LQFP]	ST-48
AD7654ASTZRL	−40°C to +85°C	48-Lead Low Profile Quad Flat Package [LQFP]	ST-48
EVAL-CED1Z		Controller Board	

[1] Z = RoHS Compliant Part

D03057-0-12/15(D)